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The introduction of the Motorola MC68000 family of
microprocessors ushered in a new era of microprocessors.
These are single-chip microprocessors designed to function
as the central processing units of sophisticated computer
systems .
The prime objective of this thesis work is to develop a
simulator for the MC68000 microprocessor mainly for
educational purposes. The simulator v/ould help in any test
or research work utilizing 6R000 assembly programs in the
future. Most of the instructions in the 6FI000 family are
implemented. Roth the user mode and supervisory mode
programs can be v/ritten and run against the simulator.
Besides supporting most of the MC68000 features the
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Simulation of a microprocessor is not only an
interesting proposition but also a useful project in any
environment. Buying the hardware involves a lot of overhead
( For eg: Maintenance ). For general work, a simulator
should be a satisfactory alternative. Even if the hardware
is available the utility of simulators does not decrease.
The users can work independent of the hardware if a
simulator exists. Most of the basic programming problers
done by students do not really need a close association with
the hardware. The existence of a simulator has another
advantage, a hardware update/maintenance need not jeopardize
work currently in progress. These are the considerations
which prompted this thesis work.
The prime objective of this thesis is to develop a
simulator for the MC68000 microprocessor mainly for
educational purposes. The PIT professional lab has
available a 68000 assembler which could be utilized to the
advantage of the users if there was a 68000 machine readily
available. A 68000 simulator was a good choice for this
purpose. This would not only help users in writing 6R000
programs but also would help in any test or research work
utilizing 68000 assembly programs in the future.
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From the historic point of view, the concept of a
16-bit microprocessor at Motorola Semiconductors, Inc., was
first generated in 1976. The idea was to design a 16-bit
microprocessor that would be easy to program and support
with the current development in microprocessors. Previous
6800/6801/6809 instructions were incorporated in the new
machine. The MC68000 is a modern microprocessor by any
standards. Many of the instructions, when combined with the
different addressing modes, more closely resemble high-level
language statements than assembly language instructions of
traditional 4-bit or 8-bit microprocessor. The new MC68000
executes 40% faster than such 16-bit microprocessors as the
z8000 from the Zilog and the 8086 from Intel as per the
references in Appendix B.
Chapter 2 gives a brief description of the MC68000
microprocessor. It gives a general idea of the MC68000
architecture, which would help in understanding the working
of the various instructions in this machine. This is
followed by chapter 3, where the different instructions are
explained in detail. It also includes a number of
illustrations to aid in a better understanding of these
instructions. The basic design of the simulator is
described in chapter 4. The material includes explanation
of the method followed in decoding the instruction set of
the MC68000 microprocessor and explains the suitability of
this simulator to the VAX 11/780 system. Chapter 5 deals
with the implementation aspects of this simulator. This
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section introduces the reader to the different capabilities
of the MC68000 machine in general and of the simulator in
particular. Additional features provided to help the
debugging of programs is also explained. Chapter 6 goes
over the testing procedure followed for the simulator and
the conclusions derived from the tests. It also highlights
the restrictions which the user should be aware of. A user
manual is given in the appendix. This will help the user in
understanding the procedure to be followed in using the
simulator .
Development of this simulator was a challenging
experience. Besides the time spent in coding, a lot of time
was devoted to testing the simulator in a number cf
different ways. It is hoped that the simulator will serve
its purpose as an educational tool. This thesis has gone
into sufficient depth to provide a good understanding of the
simulator. The code is also written in a simple and lucid
manner and changes, if any, should be easy to make in the
wake of new developments. It is my firm belief that with
the help of the MC68000 manufacturer's user manual ( and




THE MC68000 MICROPROCESSOR- A BPIEF INTRODUCTION
The MC68000, designed by Motorola, is the first 16 bit
microprocessor to have a 32 bit internal architecture. It
has about 68000 transistors on a single chip.
In the early years of computers, the size of the
registers, the internal instruction register paths and the
external data paths were all identical. This is not true
now. Large external paths require the chip package to have
a larger number of pins which implies high packaging and
production costs. Thus chips tend to have larger internal
paths than external paths as in the case of MC68000. The
external 16 bit bus is multiplexed from the 32 bits inside
the engine. The sixteen 32 bit registers are partitioned





is used as supervisory stack pointer in the
supervisory mode and as user stack pointer in the user mode.












registers with only one
of them in operation at a time. This gives the effect of 17
registers in total.
The MC68000 has a very regular instruction set, raking
available several general addressing modes for most
instructions. This permits easy implementation of stacks
and oucues without special instructions. Two 32 bit stack
pointers are provided for coding in system calls. A special
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flag register can be set to move the machine into a
debugging, single stepping mode for program development.
Eight of the general purpose registers are used as data
registers for byte (8 bits), (16 bits) and long word (32
bits) operations. The other nine general purpose registers
are address registers which can function as stack pointers
and base address registers. All 17 general purpose-
registers can serve as index registers. Although the
program counter is 32 bits long, only the low order 2^ bits
are used in the basic 68000 design. These 24 bits provide
the 68000 with an addressing range of 16 Mbytes.
The 68000 can operate on five different sizes of data :
bits, 4 hit BCD, 8 bit bytes, 16 bit words and 32 bit lono
words. Byte data may be addressed on even or odd address
boundaries; whereas, word and long-word data must be
addressed on even address boundaries. The status register
is 16 bits long and consists of a user byte in the lower
order and a system byte in the upper part. The system byte
consists of trace and status bits and the interrupt mask.
The user byte consists of condition codes. The user byte
can be addressed as a condition code register. The
condition code register consists of overflow, carry,
auxiliary carry, sign and zero flag bits. The instruction
set contains 56 basic instruction types and the different
variations of these basic instructions give a total of 81
instructions. There are 14 different addressing modes
available for operand access.
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To support multi-user and multi-tasking applications,




for normal operation and
"supervisor"
for system control.
All instructions can be executed in the supervisor state.









unavailable in the user state. Thus the system prevents one
user or task from violating the system's integrity.
The lowest 8 bytes of memory hold the reset vector and
reside in POM. Additional locations in the lower 1024 bytes
are allocated to interrupt vectors, error vectors and
vectors for various other types of exceptions. These
locations can reside either in ROM or RAM. The remainder of
the 16 Mbyte memory map of the 6R000 can be used any way the
user wants. Because I/O is memory mapped in the 68000,
there are no specific instructions for I/O.
The interrupt structure of the 68000 provides seven
levels of vectored interrupts, with a mask in the status
registers to lock out interrupts at or below the current
priority level. When the 68000 receives an enabled
interrupt request, it issues an acknowledge signal to the
device requesting service. Thereafter, the interrupting
device must put a vector number on the data bus. This
vector selects one of a possible 192 interrupt service
routines in memory. In addition, the 68000 provides seven
unigue auto vectors whereby devices that cannot generate a
vector number can interrupt the 68000. They cause the
microprocessor to autovector to interrupt service
Pace 10
subroutines for priority level of that device
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CHAPTER 3
DESCRIPTION OF INSTRUCTION SET
Before describing the instruction set it would be
helpful to describe data organization in memory and the
various addressing modes.
The MC68000 instruction can occupy from one to five
words in the memory- The first v/ord is an opcode word which
contains the bit pattern that the 68000 decodes to determine
the instruction types, the operand addressing modes, and the
length of the instruction. Additional extension words are
required for operand addressing modes that use constants,
absolute addresses or displacement offsets.
a. Data organization in merory
Bytes are individually addressable with the high order
byte having an even address. Fig.l on page 12 makes this
organization clear. The low order byte has an odd address
that is one count higher than the v/ord address.
Instructions and multibyte data are accessed only on word
boundaries .
b.Addressing modes
Register Direct Modes : These effective addressing
modes specify that the operand is in one of the 16
multifunction registers.
Paqe 12
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Word 000000








Word Organization In Mtmory
Bit Data
1 Byte 8 Bits
7 6 5 4 3 2 10
Integer Data
1 Bvte -B Bits





Bvte 2 Byte 3
15 14 13 12 11 10
1 Word* 16 Bits






Data Organization In Mamory
Fig.l
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(1) Data Register Direct. The operand is in the data
register specified by the effective address register field.
(2) Address Register Direct. The operand is in the
address register specified by the effective address register
field.
Memory Address Modes: These effective addressing modes
specify that the operand is in memory and provide the
specific address of the operand.
(1) Address Register Indirect. The address of the
operand is in the address register specified by the register
field.
(2) Address Register Indirect With Postincrement. The
address of the operand is in the address register specified
by the register field. After the operand address is used,
it is incremented by one, two, or four depending upon
whether the size of the operand is byte, word, or long. If
the address register is the stack pointer and the operand
size is byte, the address is incremented by two rather than
one to keep the stack pointer on a word boundary.
(3) Address Register Indirect With Predecrement. The
address of the operand is in the address register specified
by the register field. The operand address is decremented
by one, two , or four depending upon the size . However, if
the address register is the stack pointer and the operand
size is byte, the address is decremented by two rather than
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one to keep the stack pointer on a word boundary.
(4) Address Register Indirect With Displacement. In
this case the address of the operand is the sum of the
address in the address register and the sign-extended 16-bit
displacement integer in the extension word.
(5) Address Register Indirect With Index. This address
mode requires one word of extension. See Fig. 2 on page 15.
Bit 15 Index Register Indicator
0 data register
1 address register
Bit 14 through 12 -- Index Register Number
Bit 11 Index Size
0 sign-extended, low order integer in index register
1 long value in index register
The address of the operand is the sum of the address in
the address register, the sign-extended displacement integer
in the low order eight bits of the extension word , and the
contents of the index register.
Special addressing modes. In this case we use the
effective address register field to specify the special
addressinq mode instead of a register number.
Paqe 1 5
Even Byte
7 6 5 4 3 2 1
15 14 13 12 11 10 9 8
Odd Byte
7 6 5 4 3 2 10
7 6 5 4 3 2 10
D/A Register W/L 0 0 0 Displacement Integer
Bit 15 Index Register Indicator
0 data register
1 address register
Bits 14 through 12 Index Register Number
Bit 11 Index Size
0 sign-extended, low order word Integer In index register
1 long value In index register
Fig. 2
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(1) Absolute Short address. In this case the address
of the operand is in the extension word. The 16-bit address
is sign-extended before it is used.
(2) Absolute Long Address. The address is formed by
the concatenation of two extension words.
(3) Program Counter With Displacement. The address of
the operand is the sum of the address in the program counter
and the sign-extended 16-bit displacement integer in the
extension word .
(4) Program Counter With Index. This is same as
address register indirect with displacement mode except that
program counter is used as the address register.
(5) Immediate Data. This address mode requires either
one or two words of extension depending on the size of
operation .
In addition, there are implied addressing modes.




( jump to subroutine ) the
stack is implied. Similarly the program counter is also
implied . There is no special instruction to indicate that
the program counter is pushed onto the stack in these cases.
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Description of instruction sets:
(1) ABCD ( Add decimal with extend ). This instruction
has two forms.
a. ABCD Dy, Dx : This form uses data direct
addressing for both the operands. In other words both
operands must reside in internal data registers of the
68000.
b. ABCD -(Ay), -(Ax) : In this case predecrement
address register indirect addressing is used to specify both
the operands. This mode permits access of data stored in
memory -
ABCD instruction adds the contents of the source and
destination operands together with extend ( X ) bit of
status register.
(2) ADD ( Add Binary ). This instruction has the
following form.
ADD <ea> , Dn
ADD Dn , <ea> Note: ea denotes effective address.
The first form is generally used to process data;
whereas, the second form is used to modify the address.
Both the instructions add the contents of data register to
the contents of the location specified by the effective
address EA.
Page 18
(3) ADDA ( Add Address ). This is similar to ADr
instruction except that there is only one form having the
address register as the destination.
ADD <ea> , An. This adds the source operand to the
destination address register and stores the result in the
address register.
(4) ADDI ( Add immediate ). This instruction has the
following form.
ADDI <data>, <ea>
Immediate data is added to the destination operand and
the result is stored in the destination operand.
(5) ADDO ( Add quick ) .
ADDP <data>, <ea>
This instruction is a special variation of the ADDI
instruction. The immediate data is encoded directly into
the instruction word. Therefore opcode takes fewer bytes
and executes faster. However the data range is only 1-8.
(6) ADDX ( Add Extended ). This instruction has two
forms .
a. ADDX Dy , Dx : In this case contents of the data
register Dy are added to that of Dx and extend bit X. The
result is placed in Dx .
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b. ADDX -(Ay), -(Ax) : This is a variation of the
above form with the main difference being that it is a
memory to memory add and hence operands are accessed using
predecrement address register indirect addressing.
(7) AND ( And Logical ). This instruction has two
forms .
a. AND <ea>, Dn
b. AND Dn , <ea>
And the source operand to the destination operand and
store the result in the destination operand.
Note that immediate addressing mode is not allowed by
most of the assemblers since it will be treated as ANDI
instruction which is explained next.
(8) ANDI ( And immediate )
ANDI <data>, <ea>
This instruction ands the immediate data to the
destination operand and stores the result in the destination
operand .
(9) ANDI to CCR ( And Immediate to Condition Codes ).
(Source) CCR > CCR
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This instruction ands the immediate operand with the
condition codes and stores the result in the low-order byte
of the status register.
(10) ANDI to SR ( And Immediate to the Status Register
).
This is a privileged instruction. It has the following
form .
Andi xxx, SR
This instruction ands the immediate operand with the
contents of the status register and stores the result in the
status register. Note that all bits of the status register
are affected.
(11) ASL ( Arithmetic Shift Left )
ASR ( Arithmetic Shift Right ) This instruction has
three forms.
a . ASd Dx , Dy
b. Asd <data>, Dy
c. Asd <ea>
This instruction arithmetically shifts the bits in the
direction specified. The carry bit receives the last bit
shifted out of the operand. The shift count in case (a) and
(b) can be specified in two ways.
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For ASL, the operand Is shifted left; the number of positions shifted is the
shift count. Bits shifted out of the high order bit go to both the carry and the
extend bits; zeroes are shifted into the low order bit. The overflow bit in




For ASR, the operand is shifted right; the number of positions shifted is the
shift count. Bits shifted out of the low order bit go to both the carry and the





1. Immediate : The shift count is specified in the
instruction. The range is 1-8.
2. Register: The shift count is contained in a data
register specified in the instruction.
In case (b) content of memory may be shifted one bit
only and the operand size is restricted to a word.
Fig. 3 on page 21 further clarifies the operation of
these instructions.
(12) BCC ( Branch Conditionally ):
This instruction has the following form.
Bcc < label >
Here
"CC"
is used to specify one of the many
conditional relationships. This instruction passes control
to the specified label only if the conditional relationship
is true. Otherwise the next sequential statement is
executed .
(13) BCHG ( Test a Bit and Change ):
This instruction has two modes as shown below
(1) BCHG Dn , <ea> ... Immediate mode
(2) BCHG <data>, <ea> ... Register mode
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A bit in the destination operand is tested, and the
state of the specified bit is reflected in the
"z"
condition
bit. Thereafter the state of that bit is changed. Bit
operation using the number modulo 32 is performed in case
(2) and modulo 8 in case of (3).
(14) BCLR ( Test a Bit and Clear ):
This is similar to the above case except that the bit
is always cleared in the end.
(15) BRA ( Branch always ):
In this case next instruction is fetched from the
address formed by the sum of the current program counter and
the displacement. Note that the value of program location
used for this computation is the current location counter
plus two. Displacement is a twos complement integer which
counts the relative distance in bytes. The displacement can
be 8-bit ( short branch ) or 16-bit ( long ).
(16) BSFT ( Test a Bit and Set )
This is similar two BCLR and BCHG instruction except
that in the end the tested bit is always set.
(17) BSR ( Branch to Subroutine ):
This is similar to BRA instruction. However before
branching the long word address of the instruction
immediately following the BSR instruction is pushed onto the
system stack .
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(18) BTST ( Test a bit ) :
This is similar to BSET except that the tested bit
remains unchanged. Only the condition codes are set as per
the tests performed on the specified bit.
(19) CHK ( Check Register Against Bounds ):
This is a special instruction found only in this
machine. Its function is explained by the following
algorithm .
if Dn < 0 or Dn > ( < ea > ) then TRAP
The assembler syntax is as shown below.
CHK <ea>, Dn
The content of the low order word in Dn is compared
v/ith the upper bound in <ea>. If it is less than zero or
greater than the upper bound, the processor initiates an
exception processing. The vector number
"6"
is generated to
reference the CHK instruction exception vector which results
in processing the exception routine located at address
location hex 018.
(20) CLR ( Clear an operand ):
In this case the destination is cleared to all zero
bits.
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(21 ) CMP ( Compare ) :
The source operand is subtracted from the destination
operand and the result obtained is used to decide the
condition codes. Note that the destination operand is not
changed .
(22) CMPA ( Compare address ) This is similar to CMP
except that the destination operand is an address register
which was not the case in the CMP instruction. The size of
the source operand may be specified to be word or long.
Word length source operands are sign extended to 32 bit
quantities before the operation is done.
(23) CMPI ( Compare Immediate ):
This is again similar to CMP instruction except that
the source operand is always an immediate data.
(24) CMPM ( Compare Memory ):
This instruction has the following form.
CMPM ( Ay )+, ( Ax )+.
The source operand is subtracted from the destination
operand and condition codes set as per the result. Note
that the operands are always addressed with the
postincrement mode.
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RIT assembler treats the first operand as the source
operand. This is different from most of the standard
MC68000 assemblers. Hence when writing code for this
assembler it has to be specified as shown below:
CMPM ( Ax )+, ( Ay )+
(25) DBcc ( Test Condition, Decrement, and Branch ):
This instruction is extremely useful in handling loops. The
algorithm of this instruction is given below:
If ( condition false )
then Dn - 1 > Dn ;
if Dn <> -1
then PC + d --> PC ( d displacement )
else PC + 2 ( Fall through to next instruction )
"cc"
represents the conditions to be tested. Dn
contains the count of how many times the loop is to be
repeated. If the test is true, no branch is taken and the
loop is terminated. If the condition is false the content
of the specified data register is decremented by 1 . If the
register count is -1 the branch does not take place .
Otherwise the program control branches back to perform the
loop again.
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(26) DIVS ( Signed Divide ):
The destination operand is divided by the source
operand and the result is stored in the destination. The
destination operand is a long operand, and the source is a
word operand. The operation is performed using signed
arithmetic. The 32 bit result is arranged such that the
lower 16 bits contain the result while the upper 16 bits
contain the remainder.
(27) DIVU ( Unsigned arithmetic ):
This is similar to DIVS except that the operation is
performed using unsigned arithmetic.
(28) FOP ( Exclusive OR Logical )
The source operand is exclusive ORed with the
destination operand and the result stored in the destination
operand .
(29) FORI ( Exclusive OR immediate ):
This is same as FOR except that the source operand is
an immediate data.
(30) EORI to CCR ( Exclusive OR Immediate to Condition
Codes ) :
The immediate source operand is exclusive ORed with the
destination operand which is a condition code register.
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(31) EORI to SR ( Exclusive OP Immediate to the Status
Register ): This is a privileged instruction. The
immediate operand is exclusive ORed with the contents of the
status register, and the result stored in the status
register .
(32) EXG ( Exchange Registers ): This instruction
exchanges the contents of two registers. All combinations
of data register and address registers are allowed.
(33) EXT ( Sign Extend ): This instruction is used to
sign extend a byte to a word or a word to a long. Bit 7 of
the specified register is copied to bits 7-15 in case of
word operation, or bit 15 of the specified register is
copied to bits 16-32 in case of long operation.
(34) JMP ( Jump ): Execution continues at the
effective address specified by the instruction.
(35) JSP ( Jump to Subroutine ):
This is similar to JMP except that before jumping the
lonq address of the instruction immediately following the
JSP instruction is pushed onto the stack.
(36) LEA ( Load Effective Address ):
The specified address register is loaded with the
effective address.
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(37) LINK ( Link and Allocate ):
This is a special instruction of its kind found only in
this machine. Before the main program calls a subroutine it
is necessary for the calling program to pass the values of
some variables to the subroutine. These variables are often
pushed onto the stack before calling the subroutine. Then
during the execution of the subroutine, they can be accessed
from the stack. In addition a data area has to be allocated
for local storage of parameters. This is all achieved using
this command. Its format is as shown below.
LINK An, <displacement> Its algorithm is :
An > -(SP); SP > An; SP + d > SP
The current content of the specified address register
is pushed onto the stack. The new stack pointer is then
loaded into stack. This acts as the frame ( local storage
area ) reference. Finally the displacement is added to the
stack pointer. This reserves the local parameter storage
area .
(38) UNLK ( Unlink ) :
Its format is An > SP; (SP)+ > An
The prior data frame is restored using this
instruction. This is achieved by loading the stack pointer
with the specified address register followed by loading the
address register with the long value from the top of stack.
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Thus original value of
"An"
is restored.
(39) LSR, LSL ( Logical Shift ): Fig. 4 on page 31
illustrates the operation of these two instructions. The
"c"
bit is the carry bit while the
"x"
bit is the extend
bit.
(40) Move ( Move Data from source to destination ):
This is a simple but a powerful instruction which moves
the content of the source to the destination location. The
destination location cannot be an address register.
(41) MOVE from CCR ( Move from the Condition Code
Register ) :
The contents of the status register are moved to the
destination location. This is a word operation, but only
the low order byte contains the condition codes.
(42) MOVE to CCR ( Move to condition codes ):
The contents of the source operand are moved to the
condition codes. As in the above case, only the low order
byte is used to update the condition codes.
(43) Move to SR ( Move to Status Register ): This is a
privileged instruction. The contents of the source operand
are moved to status register.
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For LSL, the operand is shifted left; the number of positions shifted Is the
shift count. Blts%hlfted out of the high order bit go to both the carry and the
xtend bits; zeroes are shifted Into the low order bit.
LSL:
Operand
For LSR, the operand is shifted right; the number of positions shifted is the
shift count. Bits shifted out of the low order bit go to both the carry and the





(44) MOVE from SR ( Move from the Status Register ):
The contents of the status register are moved to the
destination location.
(45) MOVE USP ( Move User Stack Pointer ): This is a
privileged instruction. The contents of the user stack
pointer are transferred to or from the specified address
register .
(46) MOVEA ( Move Address ):
Move the contents of the source to the destination
address register. Word size source operands are sign
extended to 32 bit quantities before the operation is done.
PIT assembler treats a MOVE instruction as a MOVEA
instruction if the destination operand is an address
register .
(47) MOVEM ( Move Multiple Registers )
The two forms of this instruction are
(a) MOVEM < register list > , < ea >
(b) MOVEM < ea >, < register list >
This instruction saves the contents of the registers
specified in register list in memory or vice-versa. The
reoister list can include any combination of data registers
and address registers. The second word is called the
register list mask.
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Register List Mask field Specifies which registers are to be transferred.
The low order bit corresponds to the first register to be transferred;
the high bit corresponds to the last register to be transferred. Thus,
both for control modes and for the postincrement mode addresses, the
mask correspondence is
Fig. 5a
IS 14 13 12 11 10 9
A7 A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 DO
while for the predecrement mode addresses, the mask correspondence is
IS 14 13 12 11 10 0 8 7 6 5 4 3 2 1 0
DO D1 D2 D3 D4 D5 D6 D7 A0 A1 |A2 A3 A4|A5 A6 A7
Fig. 5b
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The selection of these registers depends on this mask.
Each bit of this mask corresponds to one of the 68000's
internal registers. Setting a bit to 1 indicates that the
corresponding register is included in the list and a setting
of
"0"
indicates that it is not included. The normal
meaning of the bit mask is as shown in Fig.5-a on page 33.
However when address register indirect with predecrement
addressing is used, the meaning of the bit mask is changed
as shown in Fig.5-b on page 33.
(48) MOVEP ( Move peripheral data ): In this case data
is transferred between a data register and alternate bytes
of memory starting at the location specified and
incrementing by two. The high order byte of data register
is transferred first and the low order byte is transferred
last. If the address is even, all the transfers are made on
the high order half of the data bus; if the address is odd,
all the transfers are made on the low order half of the data
bus .
This instruction is actually designed for communicating
with LSI peripherals that interface over an 8-bit data bus.
(49) MOVEO ( Move Ouick ):
This is similar to the MOVE instruction with an
immediate data as the source operand. In this case data is
contained in an 8-bit operand field within the operation
word. However it is sign extended to a long operand before
storino at the destination
register.
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(50) MULS ( Signed multiply ):
Multiply two signed 16-bit operands yielding a 32-bit
signed result. Signed arithmetic is used.
(51) MULU ( Unsigned multiply ):






(52) NRCD ( Negate Decimal with Extend ) :
This is best explained as follows:
0 - ( Destination )10 - X > Destination
The operation is performed using decimal arithmetic.
(53) NEG ( Negate ):
The operand addressed as destination is subtracted from
zero .
(54) NEGX ( Negate with extend ):
The operand addressed as the destination and the extend
bit are subtracted from zero.
(55) NOP ( No operation ):
In this case no operation is performed. Only the
program counter is incremented.
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(56) NOT ( Logical Complement ):
The ones complement of the destination is stored in the
destination location.
(57) OR ( Inclusive OP Logical):
The source operand is inclusive OPed with the
destination operand, and the result is stored in the
destination location.
(58) ORI ( Inclusive OR Immediate):
Inclusive OP the immediate data to the destination
operand and store the result in the destination location.
(59) ORI to CCP ( Inclusive Or Immediate to condition
codes ) :
Inclusive OP the immediate operand with the condition
codes and store the result in the low-order byte of the
status register.
(60) ORI to SP ( Inclusive OP Immediate to the Status
Register ) :
This is a privileged instruction. The immediate
operand is exclusive OPed with the contents of the status
register and the result stored the status register.
stack
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(61) PEA ( Push effective address ):
The effective address is computed and pushed onto the
(63) RESET ( Reset External Devices ):
This is a method whereby external devices can be reset
using software instruction. The execution continues with
next instruction. As this thesis is a software simulation
this instruction has limited use-
(64) POL, ROP ( Rotate without extend ):
This operation is best described by Fig. 6 on page 38.
The shift count may be specified as an immediate
operand or in register mode.
(65) ROXL ( Rotate with Extend ):
This is similar to the last mentioned instruction
except that the extend bit is also included in the rotation.
Fig. 7 on page 39 explains the operation.
(66) RTE ( Return from Exception ):
This is a privileged instruction. This should be the
last instruction of all exception and interrupt routines.
The status register and the program counter are pulled from
the system stack. The previous status register and program
counter are lost.
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For ROL, the operand is rotated left; the number of positions shifted is the
shift count. Bits shifted out of the high order bit go to both the carry bit and
back into the low order bit. The extend bit Is not modified or used.
ROL:
C -* Operand
For ROR, the operand is rotated right; the number of position shifted is the
shift count. Bits shifted out of the low order bit go to both the carry bit and





For ROXL, the operand Is rotated left; the number of positions shifted is the
shift count. Bits shifted out of the high order bit go to both the carry and ex





For ROXR, the operand is rotated right; the number of positions shifted is
the shift count. Bits shifted out of the low order bit go to both the carry and






(67) RTR ( Return and Restore Condition Codes ):
This is best described by the following:
(SP)+ --> CC; (SP)+ > PC
The condition codes and program counter are pulled from
the stack. The previous values are lost.
(68) RTS ( Return from Subroutine )
The program counter is pulled from stack.
(69) SRCD ( Subtract Decimal with Extend ):
This is described by the following:
(Destination ) 10 - (source)lO - X > Destination
The subtraction is performed using BCD arithmetic. The
operand may be addressed in two different ways.
( 1 ) SBCD Dy, Dx
(2) SBCD -(Ay) , -(Ax)
In the second case the user should note that the PIT
assembler treats Ax as the source operan . This is different
from the standard MC68000 assembler. He has to take this
factor into consideration while writing code in assembly
language .
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(70) Sec ( Set According to condition ):
In this case
"cc"
denotes the condition to be tested.
If the condition is true, the destination is set to all
ones; if the condition is false, it is set to all zeroes.
(71) STOP ( Load Status Register and stop ):
This is a privileged instruction. The immediate
operand is moved into the entire status register. The
program counter points to the next instruction, but the
process stops processing and waits for an interrupt to
resume operation.
(72) SUB ( Subtract Binary ):
The source operand is subtracted from the destination
operand and the result stored in the destination operand.
(73) SUBA ( Subtract address ) :
This is similar to SUB except that the destination
operand is always an address register; whereas, in the
previous case this was not so. The PIT assembler
automatically treats a SUB
instruction as SUBA if the
destination is an address register and does not flag it as
an error.
(74) SUBI ( Subtract Immediate ):
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This is similar to SUB except that the source operand
is always an immediate value.
(75) SUBO ( Subtract guick ):
This is similar to SUBI except that the source value is
an immediate value in the range 1-8, and this value is
encoded as part of the instruction opcode-
(76) SUBX ( Subtract with extend ):
This is described by the following:
( Destination ) - ( Source ) - X > destination.
(77) SVJAP ( Swap Register Halves ):
Exchange the upper and lower words in a data register.
(78 TAS ( Test and set an operand ):
The operand is compared with zero and the condition
codes set or reset as per the result. Independent of this
result the most significant bit of the accessed byte is set
to 1. This instruction is basically used to support
multiprocessing and multitasking
system environments.
(79) TRAP ( Trap to exception routine ):
This instruction initiates exception processing. A
vector number is generated based on the low order four bits
of the instruction. PIT assembler has a bug and it can
recognize only the low
order 3 bits of the instruction for
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vector computation.
(80) TRAPV ( Trap on overflow ):
If the overflow is on, the processor initiates an
exception routine.
(81) TST ( Test an operand ):
The operand is compared with zero and the condition




The M68000 16/32 bit microprocessor reference manual (
Fourth edition ) formed the basis of this thesis work. From
the study of the opcodes of different instructions in the
MC68000 it was found that the higher order four bits of the
word-sized instruction opcodes help define a definite
classification of instruction sets into various groups. For
example : If the value of the higher order four bits
happens to be the binary code for
"6"
then it can be any one
of the following branch instructions. (1) Bcc ( Conditional
branch ) (2) BSR ( Branch to subroutine ) (3) BRA ( Branch
always )
If the value is a
"7"
then it is a
"MOVEO"
instruction
or if it is a
"14"
it is one of the rotate instructions.
However, this uniformity is not consistent. For example :
A
"MOVF"
might produce an opcode having the value of the





different combinations of the effective addresses and modes.
This in general formed the basis of the initial decoding
sequence .
Next, the instruction sets at the
second level have to
be inspected to arrange another subgroup at the next level.
Let us take the case of an instruction whose higher order
four bits gave a value of "2". In this case we know that
the instruction under consideration is either a "MOVEA", or
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a plain "MOVE". This requires inspection of the remaining
12 bits in the 16-bit opcode to make distinctions among
these instructions.
In the case of an instruction whose higher order four
bits gave a value of
"4"
it was observed that a number of
instructions were under this category and decoding required
careful inspection of the different combinations of the
remaining 12 bits in the 16-bit opcode.
This, in general, explains how the bits in the opcode
were utilized in the decoding of different instructions.
The pattern followed remains the same as explained in the
preceding paragraphs. In some cases, though, this process
was very involved and required several levels. In other
words, in such cases, the decoding algorithm very much
resembled a tree structure.
Let us look at a portion of the decode module on page
46. Note the case statements which branch out to different
routines after decoding. Consider
"
case 8 ". When the





eightsep ". In this function the
instructions in this category are separated. Hence the name
"
eightsep". Here the instructions are identified
individually. The zeroth bit of this instruction byte is
stored in variable
"





fetches the next byte whose first two bits are
inspected ( "iropc stands for
"instruction opcode").
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ope getbits<irooc, 7,4) ; /* value of nigher order four bits */







/* if value of higher oraer four bits ( bits 15-12 ) of /
/ the instruction opcode is a
"14"
then jump to routine /
/? "eightsep" */
case 14 t rotateO;
break;
/? if value of higher order four bits < bits 15-12 ) of */
/* the instruction opcode is an
"B"





/* if value of higher order four bits < bits 15-12 ) of */
/* the instruction opcode is an
"9"
then jump to routine ?/
/* "SUB" */
case 9 i SUB ( ) ;
break;
*
/* if value of higher order four bits < bits 15-12 > of /
/* the instruction opcode is a
"0"




case 0 t ZOP ( ) ;
break;
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defaulti printf ("ILLEGAL INSTRUCTION FOUND \n");
time time * 34; / update instruction execution ?/
/ time for rt "illegal instruction"*/
/* trap execution */
interntrap<4) ;
break;
/* This is a routine which separates out instructions whose upper */





int val0,vall; / variable val0 stores bit 0 of the 6-bit byte */
/* under inspection ( i.e bits 8 of the 16-bit */
/* instruction opcode ). */
val0 = getbits ( iropc, 0, 1 ) ;
oldiropc iropc; / current instruction opcode byte is saved */
fetch (ftiropc) ; / fetch next instruction opcooe byte */
vail = getPitsdropc, 7, 2) ; /* vail stores values of bits 7 ft 6 */
/ of the instruction opcode */
if (( valQ > ftft < vail -= 3) ) divuO;
else if (( val0 1 ) ftft < vail 0 ) ) sbcdO;
else if (( val0 1 ) ftft ( vail 3 ))
civs ( ) ;





vail = getbits ( iropc , 7 , 2 ) ". Note









in decoding the instructions fully. It is observed that a






























similar pattern and is self explanatory from the code shown
on pages 46-47.
The MC68000 registers are 32 bits long. The fact that
VAX 11/780 at PIT is a 32 bit machine made it an ideal
ground to simulate a 32 bit microprocessor. The VAX 11/780
automatically sign-extends the high-order bit; whereas, the
MC68000 has the capability of addressing a byte, word, or a
long word operand separately without automatic
sinn-extension in case of byte and word operations. This
was an important consideration during the design of the code
For example , if operations were to be performed on a
byte, the higher order bits were saved and at the completion
of the operation were appended to the new byte value
obtained after the operation.
A separate routine was designed for each instruction.
This made it easier to debug and understand the code better.
Moreover, each routine is a
function by itself and changes,
if any, can be easily made depending on addition or any
enhancements to the existing capabilities of the various
instruction sets. A sample program module for an
instruction
"EXT"
( extension ) is shown on page 49.
Pace 49
/ Extena sign bit of the data register */
ext ()
<
int oomode, sign, rl ;
extern int RC83;
extern int iropc; /* instruction opcode /
extern int c, z,v,n; /* condition codes */
extern int time; / instruction execution time */
time time 4;
oomode getbits ( iropc, 7, 2) ;
rl getbits<iropc,2,3) ; /* rl holds the register number */
/* sign extend low order byte of data register to word */
if ( oomode 2 )
<
sign getbitsCRCrl], 7, 1) ;






RCrl3 - RCrll I 0X00G0FFFF;
>
else /* hignest order bit of the lower order byte */
/* is a zero ?/
C
n 0;
RCrlD - RCrl3 ft 0xFFFF00FF;
>;
>;
/* sign extend low order word of aata register to long */
if ( oomode 3 )
C
sign getPits<RCrlD, 15, 1) ;






RCrl3 RCrlD I 0xFFFF0000;
>





RCrlD - RCrlD ft 0X0000FFFF;
>l
>l







The instruction decode module is also defined as a




The software tools used for achieving this thesis work
were the following :
: C compiler on the PIT VAX 11/780 system ( UNIX -
Version 4.2 ) .
: The 68000 assembler and loader ( User's manual
explains the usage of this assembler ).
The entire simulator program has been organized into
different modules mainly based on the functions and types of
instructions.
The main module has three main functions.
(1) Load :- This reads the object file and loads the
instruction bytes into its memory.
(2) Fetch :- This function fetches one instruction byte
at a time.
(3) Decode
:- The byte fetched is decoded into
different instructions. ( Further fetches are initiated if
an extension word is involved ) .
Before the simulator starts fetching instruction bytes,
a routine
"initreset"
sets up the initial stack areas, stack
pointers and program
counter. The addresses of the
different trap and
interrupt routines are loaded at the .
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appropriate addresses interactively. The user in the
appendix explains this procedure with an example.
There are separate routines for different
"error"
routines ( eg : CHK bounds, divide by zero, address error
etc. ) which are called by the program at different stages






routines load the appropriate
exception routine addresses into the program counter.
There is a routine for calculating the effective
address of the source. This calculates the effective
address based on the size of operation and the effective
addressing mode- Similarly, there is a routine for
calculating the effective address of the destination.
There is a routine for calculating the values from
memory. Given the address of -the memory location and the
size of operation ( byte, word, or long ) this routine
calculates the value of the operand from memory. On the
other hand, there is another routine for storing the value
resulting from an
operation in memory at the specified
address .
The condition codes resulting from different operations
are implemented in the routines for different instructions.
The updated value at the end of each
operation is stored in
a variable
"SR"
( status register ) so that next reference
to the status register, if any, reads the updated status.
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The simulator defines memory space from $0-$FFFF. This
is sufficient for normal student programs. Of these the
first 512 words ( 1024 bytes ) are reserved for interrupt
and trap vectors. The memory starts at address 0. This
provides 255 different vector numbers, 0 and 2 through $FF.
Of the 255 interrupt vectors, 192 are reserved for user
interrupts. Fig. 8 on page 54 shows vector assignments for
exceptions. For interrupts, the vector number is provided
by the interrupting external device. The actual MC68000
machine will accept seven levels of interrupts. The MC68000
has a prioritized interrupt structure. Interrupt priority
levels are numbered from one to seven, with level seven
being the highest priority. The status register contains a
three bit mask which indicates the current priority . If
the priority of the current interrupt is equal to or less
than the value of this mask the 68000 ignores this interrupt
request. ( However there is an exception. A level 7 will
still acknowledge another level 7 interrupt request ) . If
the interrupt request has a value that is higher than the
interrupt mask, the 68000 will initiate exception
processing .
Interrupt processing follows a general
pattern shown
below :
1. The 68000 saves the 16-bit contents of the status







0 0 000 SP Reset Initial SSP?
4 004 SP Reset Initial PC2
2 e 006 SO Bus Error
3 12 00c SD Address Error
4 16 010 SO Illegal Instruction
5 20 014 SO Zero Divide
6 24 018 SO CHK Instruction
7 26 01C SD TRAPV Instruction
e 32 020 SD Pnvtlege Violetion
9 36 024 SD Trace
10 40 026 SD Line 1010 Emulator
11 44 02C SD Line 1111 Emulator
12' 46 OX SD lUnessigned. Reserved 1
13l 52 034 SD lUnassigned. Reserved 1
ul 56 038 SD lUnessigned. Reaervedl
16 60 03C SO Uninitialized Interrupt Vector
16-231
64 040 SD lUnassigned. Reserved I
96 06F -
24 96 060 SD Spurious Interrupts
25 100 064 SD Level 1 Interrupt Autovector
26 104 068 SO Level 2 Interrupt Autovector
27 106 06C SD Level 3 Interrupt Autovector
28 112 070 SD Level 4 Interrupt Autovector
29 116 074 SD Level 5 Interrupt Autovector
X 120 078 SO Level 6 Interrupt Autovector
31 124 07C SD Level 7 Interrupt Autovector
32-47
128 080 SD TRAP Instruction Vectors4
191 08 F
48-631
192 OCO SO lUnessigned Reserved!
256 OFF -
64-256
256 100 SD User Interrupt Vectors
1023 3FF -
NOTES
1 Vecior numbers 12. 13, 14. 16 through 23. and 46 through 63 ere re
served for luture enhancements by Motorola No user peripheral devices
should be assigned these numbers
2 Reset vector 101 requires four words, unlike the other vectors which only re
quire two words, and is located in the supervisor program space
3 The spurious interrupt vector is taken when there is a bus error indica
tion dunnq interrupt processing Refer to Peregraph 5 5 2
4 TRAP #n uses vector number 32+ n
Fig. 8
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2. The privilege state is set to supervisory mode and
the trace mode is turned off.
3. The processor priority level is set to the level of
the interrupt being acknowledged.
4. An interrupt acknowledge signal is sent to the
interrupting device.
5. The interrupting device then responds by placing
one of the 192 user interrupt vector numbers ( $40-$FF ) on
the address bus.
6. The 68000 multiplies the vector number by four to
convert it to a vector address.
7. The current program counter and status register are
then saved on the supervisory stack ( Since all the
operations in progress are in the supervisory mode ) .
8. The 68000 loads the program counter with the
calculated vector address which is the address of the
interrupt routine.
Some of the earlier Motorola family devices were not
able to provide vector addresses in the above manner. When
these devices are used in conjunction with the 68000, the
68000 itself determines the autovector number. Since the
priority levels range
from 1 to 7 the autovector numbers
will ranqe from $19 to $1F.
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This simulator is designed to accept only one interrupt
at a time. Since this is a software simulation, there are
restrictions in implementing multi-level interrupts. In
this simulator "control-\ " key is used to simulate an
interrupt. When the user hits this key, the processor
autovectors to address location ( 4
*
19 ) $64 ( which is
the address of level 1 interrupt autovector in the actual
68000 processor as can be seen from Fig. 8 ). The long word
contained at this address is the address of the interrupt
routine. The user has to load this address before the
simulator starts fetching the instructions. The user manual
section explains this procedure in detail. As in the actual
machine, the processor enters into the supervisory state and
pushes the current program counter and status register onto
system stack before branching to the interrupt routine. As
in the normal case, on encountering a
"RTE"
instruction in
the interrupt routine, the processor changes state to user
mode and returns to the main program. The saved program
counter and the status register are restored from the system
stack .
The MC68000 has a special reset exception.
"Reset"
is
an external signal designed for system initiation and
recovery from serious
failures. On receiving this signal
the processor is forced to the supervisory state and the
trace state is turned off. The interrupt mask is set to the
hiqhest level so that no interrupt can interfere with the
reset procedure. This
exception is different from other
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exceptions in that no program counter or status register is
saved. The reset exception vector is four words long. Note
that all other vectors are only two words long. This vector
occupies addresses $00 through $07. The 68000 fetches the
first two words and loads them into the system stack and
loads the second two words into the program counter.
Normally this is the address of the power up/restart
routine .
Note that there is an instruction "RESET" whose
function is not the same as a hardware reset. The
"reset"
instruction causes no loading of the reset vector. It
allows the user to reset the system to a known state through
software. In other words, it asserts the reset line to
reset external devices.
This simulator uses the break key to simulate this









system stack pointer into the long word location starting at




routine address into the
long word location starting at location $04. Details of
this procedure are given in the user manual section.
Traps are exceptions caused by instructions. They are
initiated on recognition of abnormal conditions during
execution of instructions. The execution of a trap has a
definite pattern.
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(1) The status register is copied into an internal
non-addressable register.
(2) The program enters the supervisory state and the
trace mode is turned off.
(3) The vector number is internally generated.
(4) The address of the instruction after the
instruction which caused trap and the status register are
pushed onto the supervisory stack.
(5) Trap exception starts at the address contained in
the exception vector.
Traps are of two types.
(1) Those generated due to an abnormal condition during
instruction execution .
(2) Those caused by the execution of special trap
instructions .
Let us consider case (1). As an example let us take
the case of execution of CHK instruction. As already
explained in the previous section on the 68000 instruction
descriptions, this instruction checks register against some
bounds. If the bounds are exceeded a trap is generated
internally. Essentially what this means is that an
instruction "TRAP
6"
is executed internally. This causes
the exception vector at address $018 ( 24 decimal ) to be
fetched and loaded into the program counter. Note that this
Page 59
address points to the exception routine. The user can write
his own exception routine provided he loads the address of
his exception routine in location $018 when the simulator
prompts for it in the initial stages. Details are given in
the user's manual.





uses vector number 4*(32 + n).
Next consider case (2) where traps are caused by trap
instructions in the program. This helps in forcing an
exception into one the 16 user defined trap routines.
Instructions TRAP 0 through TRAP 15 causes the program to
be transferred to user defined routines whose addresses are
in the long word locations $80 through $BC. See fig. 9 on
page 60. Thus traps act as software interrupts.
There is a serious restriction in the case of traps
generated through an instruction. The PIT assembler does
not decode the trap instruction properly. This has already
been mentioned in Chapter No . 4 . Hence at present one can
have only 8 traps ( TRAP 0 through TRAP 7 ). In this
MC68000 simulator three traps have been used for special
purposes. This is only implemented for convenience and is
not a normal MC68000 feature.
(1) TRAP 5 starts trace.
Paqe 6 0
Tfonsfors Pvoojcsni Control
Instruction ThfOUQtt Vsctor Address:
TRAP #0 $80
TRAP #1 $84
















(2) TRAP 6 stops trace.
(3) TRAP 7 acts like an END directive ( It halts the
program ). Most MC68000 assemblers have this directive but
PIT assembler does not. If found unnecessary these features
may be removed and used in the normal way to transfer
program control through vector addresses $94. $98 and $9C.
The MC68000 also implements a trace feature as already
mentioned briefly in the introductory section. This feature
assists in program development. When the trace feature is
turned on, the 68000 generates an exception after each and
every instruction. As in the case of traps the trace causes
the program to be transferred to a user-supplied routine in
memory through vector address $24. Note that the trace
facility uses the T-bit in the supervisor portion of the
status register. Hence tracing can be enabled or disabled
only in the supervisory mode. Normally the operating system
provides a debugging program in assembly language at the
long word address at vector location $94. For debugging
purposes this simulator a routine is written in
"C"
to show
the contents of all registers and if necessary, the contents
of memory locations. It also
displays the total number of
clock cycles executed so far. This gives an idea of the
time needed in an actual MC68000 microprocessor. In
addition, it provides a facility to change the contents of
registers. This feature has been added only for
convenience. The code to transfer control to vector address
$94 is written but not used currently. However, in the
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future this can be used if necessary.
This simulator also has an additional feature. At any
time during execution of a program if the user feels that he








he can hit the
control-z key and the system prompts the user for additional
information. These include
(1) Whether he desires to set the trace on/off.
(2) Whether he needs to see contents of any register .
(3) Whether he needs to change contents of memory
locations .
From the table showing address assignments for
exceptions on page 53 the following have not been covered in
the discussion so far.
(1) Bus error ( Vector number 2 )
(2) Line 101 Emulator ( Vector number 10 )
(3) Line 1111 Emulator ( Vector number 11 ) These
features are related to hardware and hence are not
implemented. The bus error signal is an externally
generated input that notifies the 68000 of an error




This section describes the results and conclusions
derived from the different testing procedures. The
simulator was tested at two stages. (1) Design stage. (2)
Implementation .
At the implementation stage after writing code for each
instruction the code was tested to determine :
(1) Expected result.
(2) Pesult of the condition codes.
(3) Whether the instruction works for byte, wcrd or
long word operations.
(4) Whether the instruction works for all possible
addressing modes. It was during this stage that some
anomalies and bugs were detected in the PIT assembler.
At the implementation stage a set of good test programs
involving all the crucial operations were developed with the
help of different hooks mentioned in the reference. These
test programs were run against the simulator. This helped
in detecting minor bugs in the simulator which were
rectified. The set of programs used for testing are
attached at the appendix C.
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Consider the example shown on pages 65-67. The program
finds the minimum and maximum word values in an unordered
list. The minimum value is returned in memory location
"minval"; the maximum value is returned in memory location
"maxval". Note that "$ffff" is the smallest number while
"$7fff"
the largest. The script of the program run is also




are noted from the symbol table, which are $444 and





memory locations $446 and $444 respectively. It is clear
that the maximum value is in
"maxval"
and minimum value is
in
"minval"
at the end of the program run.
The testing process brought to light a few
discrepancies. These discrepancies arose mainly due to the
difference in the interpretation of some instructions by the
PIT assembler.
The following are the list of instructions where
deviations from the MC68000 standards were noticed.
(1) Interpretation of predecrement/postincrement modes
of addressing
:-
It was observed that in any instruction of type "iii
-(Ay), where
"iii"
denotes an instruction the
assembler generates an opcode which treats address register
Ay as destination. This discrepancy
should not create much
difficulty if the user takes note of
this fact while writinn
codes in assembly language.
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This program finds the minimum and maximum word values in an unordered I
list. The minimum value is returned in memory location minval | the
maximum
value is returned in memory location maxval. The starting address of the I
list is in address register A0. The length of the list, in words, is in I





instead of "bees cnkmax" ft "dies
cont" I
. data
minval i .word 0
maxval i .word Q
data : .word 5, 4, x7fff , 2,
.text
lea data, aO











cnkmax: empw maxval, d
1 blss cont 1
bles cont
movw dO,maxval




I minimum value location I
I maximum value location I
7,xffff
I move element count into I
I dl and decrement it. I
I initially, make first I
I element both mm and max I
I load next element into dd I
I is this element a new win? I
I
I Yes. Update minval I
I is this element a new max? I
I Yes. Update maxval.
I End of list? I
I set trace I
t stop trace t
I
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% a&a* 68k29. s
% Id68* -R 400 6&k29. o
% pr68* b. out
Magic Number: 263
Text Sizet 68 bytes
Data Sizes 16 bytes
BSS Size i 0 bytes
Symbol Table Sizei 144 bytei
Text Relocation Sizet 0 byti
Data Relocation Sizei 0 byti
Entry Location: 1024
Text Segment
0.: 41 f9 0 0
4; 4 48 32 16
8 : 55 41 33 d0
C" 0 0 4 44
10'
: 33 d6 0 0
14: 4 46 30 18
16 : b0 79 0 0
lc. 4 44 67 18
20 : 6a 8 33 C0
24- 0 0 4 44
28 : 60 e b0 79
2c 0 0 4 46
30 : 6f 6 33 C0
34 0 0 4 46
36:: 51 e9 ff dc
3c. 4e 46 4e 45
40 : 4e 47 0 0
Data Segment
0: 0 0 0 0
4: 0 5 0 4
6: 7f ff 0 2


































* sim68k b. out
Do you want to load exception routine addresses into memory location.
Say y/n
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43e USP > fl
ffff RC1D > f
0 RC5D > 0
454 ACID > 0

































please enter lower range location in h
444
CONTENTS OF SPECIFIED MEMORY LOCATIONS ARE GIVEN BELOW
LOCAT ION CONTENTS
444 : ff ff 7f ff 00 05 00 04 7f . ff 00 02 00 07 ff ff
454 : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
464 : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
474 : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
484 : 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
Do you want any memory location to be displayed ?
n
Do you want to change contents of any memory location. Say y/n
n




(2) Absolute word addressing not supported
:- The PIT
assembler does not support absolute short or
"word"
addressing. This should not create any problem as far as
programming is concerned since everything is treated as a




instruction not supported :- The PIT
assembler does not support
"stop"
instruction. The user
might have to load the opcode for this instruction if he
needs to use them.
During testing stage of this instruction some problems
were encountered while testing all instructions involving
"ccr"
( condition code register ). It was discovered that















instead of "novew xxx,
ccr"
.
While testino care was taken to see that values which
are not supposed to be affected remain intact. For eg: For
byte-sized operations, values of registers were checked
before and after the tests to confirm that the higher order
bytes remain unaffected.
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Points to note :- All instructions having an immediate
mode addressing are automatically treated as instructions
designed specially for immediate mode.




is treated as an
ORI xxx, Dn
"
if <ea> denotes an immediate addressing
modes .
Shortcomings from the simulator point of viev; are
related to the fact that this is a software simulation and
hence there are cases where it is not possible to exactly
simulate the hardware. These cases are discussed below :-
(1) Interrupts :- There are restrictions in
implementing multi-level interrupts. This simulator
simulates only single level interrupts as was mentioned in
the proposal. What this means is that this simulator does
not have to take into consideration the priority levels.
The simulator can accept only one interrupt at a time.
(2) Reset instruction
:- The reset instruction has a
very limited purpose on
this system. The actual reset
instruction sends an electrical signal to reset the external
hardware system and continues execution at the next
instruction. Naturally this cannot be
simulated. Hence
essentially this





(3) Bus error cannot be implemented as electrical
signals to external hardware are involved in this case as
well .
Except for these deviations the simulator had no
problems and met the required standards of a MC68000
machine .
Before concluding this section it would be interesting
to view some of the features which could be added to this
simulator in future. The utility of this simulator can be
enhanced by adding the facility of recognizing additional
interrupts. The code on page no. 71 should help in starting
future developments on these lines. It would also be




on the UNIX Programmer's Manual in the PIT
Professional Lab.






mode eliminates the character,
word, and line editing input facilities, making the input
character available to the user program as it is typed. The
"RAW"
mode eliminates all input processing and makes all
input characters available as they are typed; no output
processing is done. The
Programmer's Manual gives details
about these modes.
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/ A format of a
"C"
program code which will act /
/* as a guideline to works directed towards provision /
/* of additional interrupts /
include <signal.h> / Software signal facility /
include <fcntl.h> /* file control */
void mainO <
signal ( SIBIO, catcher ) ;
fcntK 0, FSETOWN, getpidO > j / A signal should go */
fcntl< 0, FSETFL, FASYNC >i / to this process upon */
/* available data */
>;
void catcher () < / Signal catcher /
char c;
int res?
res * read ( 0, ftc, 1 > |
if < res 1 )
switch (c)
<
... / Case statements for different values /
...












There are certain steps to be followed by the user of
this simulator.
(1) To create an object module of his assembly program






(2) Next he should load this code starting at memory








obtained from step(l). ( Note: $400-$FFFE is the memory
area available for user programs. ) This step creates a
file "b.out".




command. This is mainly
needed to study the symbol table and note the addresses of
various labels used in the program.
(4) To run the program use the command
"
sim68k b.out
(5) Now comes the most important part which has to be
handled with care for proper working of the simulator. The
user should load the correct addresses of the following
exception routines at the correct vector addresses using the
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information obtained from step(3). The vector addresses








(8) Trace ( Currently not needed as explained in
previous sections )
(9) Privilege violation
(10) Interrupt routine : This will be loaded at $6^ as
explained in earlier sections. In addition the user will
have to load the addresses of various user defined trap
routines . Currently only four user trap routines are
allowed . Hence only vector addresses $80, $84, $88 and $8C
have to be loaded if used. Now the user is all set to run
his programs.
For better understanding of this process a copy of a
sample program is shown on pages 74-77. It is accompanied
by a script of all the commands and outputs.
Pace 74
I A program to check validity of CHK instruction ft traps. I
I In this program the user has to load the address of the trap >
I routine < called by trap #1 ) starting at label "suparea". The
I
t routine at this address sets trace. The user loads this address I
I at location "S84-S87". The user has also to load the check exception I
I routine address at location "SlS-Slb". For the purpose of test in this I




init: . bss 1
. text
movw init,dl
trap #1 I exception routine at address S64 I
start :
addw #-l,dl I if you add #1 reg bound exceeeded
when Dl 6 I
chk #5,dl
jmp start
I A exception routine to set up trace i.e t bit wnicn can be done only
in sup





% a68* 68k19. s
% ld68* -R 400 68k19. o
% or68* b. out
Magic Number: 263
Text Size: 32 bytes
Data Size: 0 bytes
BSS Size: 0 bytes
Symbol Table Size: 86 bytes
Text Relocation Size: 0 bytes
Data Relocation Size: 0 bytes
Entry Location: 1024
Text Segment
0: 32 39 0 0
4: 4 20 4e 41
8: 6 41 ff ff
c: 43 be 0 5
10: 4e f9 0 0
14: 4 8 la 17
18: 0 5 0 80
lc: le 85 4e 73
Data Segment
Symbol Table
0: ET 420 .etext
1: ED 420 _edata
2: EB 420 _end
3: T 408 start
4: T 416 suparea
5: D 420 init
Text Relocation Commands
Data Relocation Commands
* sim68k o. out
Do you want to load exception routine addresses into memory location.
Say y/n
y
Enter location in hex > 18
Enter new content in hex > 0
Do you want to load exception routine addresses into memory location.
Say y/n
y
Enter location in hex -> 19
Enter new content in hex > 0
Do you want to load exception routine addresses into memory location.
Say y/n
y
Enter location in hex > la
Enter new content in hex
- > i




Enter location in hex > jt
Enter new content in hex > 0
Do you want to load exception routine addresses into memory location.
Say y/n
y
Enter location in hex > 1*00
Enter new content in hex > 4*
Do you want to load exception routine addresses into memory location.
Say y/n
y
Enter location in hex > ia01
Enter new content in hex > 72
Do you want to load exception routine addresses into memory location.
Say y/n
y
Enter location in hex > ia02
Enter new content in hex > 0
Do you want to load exception routine addresses into memory location.
Say y/n
y
Enter location in hex > la03
Enter new content in hex > 0
Do you want to load exception routine addresses into memory location.
Say y/n
y
Enter location in hex > 84
Enter new content in hex > 0
Do you want to load exception routine addresses into memory location.
Say y/n
y
Enter location in hex > 85
Enter new content in hex > 0
Do you want to load exception routine addresses into memory location.
Say y/n
y
Enter location in hex > 86
Enter new content in hex > 4
Do you want to load exception routine addresses into memory location.
Say y/n
y
Enter location in hex > 87
Enter new content in hex > 16




PC > 408 USP > fefe SSP > fffe
RC0D > 0 RC13 > 0 R[] > 0
RC4D > 0 RC53 > 87 RC63 > 0
AC0D > 0 AC13 > 0 ftC23 > 0
AC4D > 0 AC53 > 0 AC6D > 0
c z v n x
I I I I I
0 0 0 10
Do you want any memory location to be displayed ?
n
Do you want to change contents of any memory location.
n
total clock cycles executed > 322
PC > 40c USP > fefe SSP > fffe
RC03 > 0 RCID > ffff RC2D > 0
RC43 > 0 RC53 > 87 RC6D > 0
AC0D > 0 AC13 > 0 AC23 > 0
AC43 > 0 AC53 > 0 AC6D > 0
c z v n x
I I I I I
0 0 0 0 0
Do you want any memory location to be displayed ?
n
Do you want to change contents of any memory location.
n
total clock cycles executed > 364
REBISTER BOUNDS EXCEEDED PROGRAM HALTED
STOP PROCESSOR WAITING FOR INTERRUPT
--CBREAK KEY\AC interrupt !!!!!!!!!!!!!!
BREAK KEYN-^C interrupt !!!!!!!!!!!!!!
HARDWARE RESET















Note the output after executing the command
" pr68* b.out ".
The symbol table gives the addresses of the labels in the





supervisory mode program which sets the trace bit. This is
clear from the program given. This code is entered through
the trap instruction
"





transfers program control through





exception address is in the location
$18-$lb ( Figure 8 ). Look at the copy of the script. To










is entered at location
$18-$lb. This is the address of the exception routine. In





beginning at this address ( The opcode entered is
"
4e720000







$416 ". This is entered in the memory










This sets the trace bit. Notice how the trace mode is
entered and all registers are
displayed. The script also





once the register bounds are
exceeded. For the purpose of
testing, the break key has been
utilized to stop the
program. Hence in the halted state, when the processor is
waiting for an interrupt, pressing
the break key halts the





is executed on recognizing an external hardware reset.
It is suggested that the user load the exception





manner shown in the previous paragraph, if he does not have
a specific exception routine while testing or running his
program. This will take care of default cases where the
processor halts and waits for interrupts if proper interrupt
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I Find the average of
"n"
signed numbers '





data : .word -65,-6,9,4,3













trao #6 i set trace on I
trap #7 I end I
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! P Drogram to check vaiiaity of CHK instruction & traps. I
I In this Drograrn tne user has to load the address of the trao I
i routine ( called by trap #1 ) starting at label "suparea". The
I
i routine at this address sets trace. The user loads this aodress i
i at location "S84-S87". The user has also to load the check exception
I
l routine address at location "S18-Slb". For tne puroose of test in
tnis i













exception routine at address *a4 I
I if you add #l reg bound exceeeaed
wnen Dl = 6 i
i A exceDtion routine to set ud trace i.e t Pit wnicn
can be aone only in sup






i Given a number N in the range < N <= 5, a orograrn that computes its
i factorial ana saves the result in Dl i
. oata















i Privilege violation example. User cannot use
"reset'1












! 7ms Drogram finds tne minimum and maximum word values in an unordered i
i list. Tne minimum value is returned in memory location rninvai; tne
maximum
i value is returned in memory location maxval. Tne starting address of tne I
i list is in aaaress register A0. The length of the list, in words, is in I





instead of "bees cnkmax" & "bles
cont"
. cata
minval : .word 0 i minimum value location i
maxval : .word fl I maximum value location i
aata : . word 5, 4, 0x7f f f , , 7, 0xf ff f
. text
data, aiZi
move element count into i
dl ana decrement it. I
initially, mane first )
element ooth min and max i
i load next element into ctf i
is this element a new mm? I
Yes. u doate rninvai i
is tnis eiement a new max?
Ves. uooate maxval.
End of list? i
set trace i
stoD trace I
minmax : movw ak3i?+,dl i
SUDdW #2,01 I
movw afti?, minval i
movw atf-t-, maxval I
churn in : movw a0?+, d0
cmow minval, d0 1
oeas cont
1 DCCS chKrnax i
DD1S cnkmax
movw d0, minval i
oras cont
cnkmax : cmow maxval , dtf
i oiss cont i
dies cont
movw o0, maxval





i Tnis Drocrarn calculates the oinary sine value for
the angle contained i
j in tne low word of data register D0, using a look-uD
table. Tne signed
s sign is returned in the low oyte of oata register Dl. i
> nere we test wnether tne binary value of sine of 177 is 6
or not I
. oata

















orD a0 (0, o0: 1 ) . al
trao #6 I set trace on I
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i Exarnaie involving rnovern, subo, exg, Bne & compares I
! Tne program comoares 16-oit positive integers in an array stored
in i
i locations NuMi, NUM1 + , and so on, and leaves the largest one
in Dl
I Register D3 is used as a counter to oetermine wnen all tne
nurnders i
I have been tested . The count of nurnDers is assumed to be in D3
before
tne drogram executes, rstote: The nurnoers are unsigned. I
. data
data : .word tfxFFFE, 6, 8, l, 76, tfxFFFF
. text























Tnis routine sums the difference between two columns or vectors of
integers
addressed by Al & A. The length of the columns is initially
held in Dl i
If length of tne columns is zero or an overflow occurs D4 is set
to zero I











. word 7, 8, i, 1 i
. word 0, 0, 0, 0
.word 0x7FFF, 1,, 10


















































Test a taDle containing woro-length operands to locate
a non-zero
entry. i
al contains the first address of the table and dl contains
count. If ol I
contains a -1, table contains all zero values. Else
al points to the
first
non-zero entry . An example for Bcc instuction I
. oata














I 16-0 it DubDie sort routine I
I arrange 16-Dit elements of a list in ascending oraer in memory I
i The starting aodress is in A0. The length of the list - 1 is in
i the first word location . Note: Numoers are unsigned. I
data




sort : cirb dl |
rnovw a0C+, d3 i
Iood:
movl a0.al i
suoow #1, d3 I
movw d3.d0 l
cornp : movw al(?+,d l
cmow aiGSdd i
blss decctr 1
movw aie, ali?<-) 1
rnovw o, alC 1
tas dl I
decctr :dbf 00, comD 1




exchange flag = 0 I
load word count into d3 I
load element addr. into al I
decrement word count I
and load it into counter D0 I
fetch word into o I
Is next word greater than tnis word ?
Yes. Continue i
No . Exchange I
* these two words i
turn on exchange flag I
End of list ? I
Yes. Is exchange flag on ? I




i Sorting an array of 16-bit signed binary numbers such that tney are i
i rearranged in ascending order. The numoers are stored in memory at I





i oata : .word 0xf, 9, 1,2 I




movl #data + 6, a3
AA: rnov 1 al, a
addal #, a














i This program oerforms a oinary search of a table
of array for a word
i
i length Dit pattern called a key value. The table is
cornoosed of 5 I
i entries which are each bytes long. The starting address of
the taoie I
I is supolied in A0 and the key to locate in D0. The
low-order word of Dl
i contains the length of each entry and D contains the
number of entries i
i in the table . If the search is successful the address of tne key
value
l is returneo in A6. Otherwise A6 contains zero. Since a binary
search is
i oerformed, the data are assumed to be sorted numerically
in tne table I
I Deing searched
. data
i oata: .word 4,5,6,7




rnoveq #8, d0 1 d0 cor
moved #5, d
searcn : subaw #1,d
clri d3
rnov 1 a3, a6






rn u 1 u dl, d5
nod










success : lea a0@(0, d5:w>
,a>
ex it : trao #&
trap #7
key value i.e the
searcn value
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l DELETING AN ELEMENT FROM AN UNORDERED LIST I
t this subroutine deletes the value in the low word of data register i
i d0 from an unordered list if that value is in the list. The starting addres
I of the list is in address register A0. The length of tne list, in words, I






aeleful : movl a0, al
movw al<*+, dl
subqw #1, dl




I copy starting address into Al I
I and word count I
i minus 1 into dl I
I delete victim found? I
l Yes. go oelete tnat element i
I No. Searcn until end of !
I of list, then exit (element not in list )
I Delete an element, by moving all subseouent elements up by one word locatio
delete: movw alGl+, all? (-4) i Move one word up in list I





I Yes. Decrement element count.
I Set trace I
I StoD trace I
